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DEVELOPMENT OF GaAs AND GaAsl_ x Px THIN
ro
FILM BIPOLAR TRANSISTORS
by
J. P. Dismukes, R. H. Dean, and C. J. Nuese
RCA Laboratories
Princeton, New Jersey
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SUMMARY
The purpose of this research is to develop a vapor-grown
bipolar transistor of either GaAs or GaAs,_ P x capable of opera-
tion at a minimum ambient temperature of 30 x0°C, and to evaluate
its characteristics.
During this investigation, the first n-p-n GaAs and p-n-p
GaAs.55P.45 transistors prepared entirely by a vapor-phase growth
technique have been fabricated. Utilizing a sputter-etch tech-
nique for exposing the 1-to 2 p-thick base layers of n-p-n GaAs
transistor structures, we have been able to fabricate individual
transistors with common emitter current gains as large as 10 at
room temperature. The gain of several GaAs transistors with
gains of 2 to 3 have been found to be relatively_ independent of
temperature between 25 0
 and 300°C. Furthermore, leakage currents
in the vapor -grown transistors have not been significant, even
at 30G C. In addition, one GaAs transistor has been held at 300°C
for over 100 hours with no observable change in its high-
temperatare I-V characteristics.
P-n-p GaAs.S5P.45 transistors have also been successfully
fabricated by employing'a NaOH electrolytic etching technique
to expose the base region. However, common emitter current gains
for the GaAs 55P,15 transistors were less than 1, due to the
short hole diffusion length measured for such junctions.
'An extensive evaluation has been made of the I-V and C-V
characteristics and of the minority-carrier lifetime in GaAs
and GaAol_xPx ovapor -grown p-n junctions ovir the temperature
range25 to 3000 C. Reverse currents at 300 C decrease with
increasing GaAsl_xPx alloy composition from a value of 3 x 10-2
A/cm 2 at x - 0, to about 5 x 10- 4 A/cm 2 at x = 0..6. I-V and C-V
measurements at high temperatures indicate that the impurity dis-
tributions and the injection an§ recombi $ation mechanisms do not
change significantly betwe'en 25 and 300 C. Minority hole and
1
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electron lifetimes in GaAs anti GaAs 1-x Px P- n junctions are aboup
10 and 5 nsec, respectively for x < 0.3. However, because of the
high electron mobility':Ln GaAs and in As-rich alloys of GaAs,-xPx'
the diffusion length for electrons in such junctions is about
6 to 8 p, whereas that of holes is only about 2 p.
Based on the data obtained under this contract, a simple
calculation indicates that gains of up to 50 are possible for
n-p-n vapor-grown transistors with base widths of ' u. In
addition, such gains would be virtually temperature independent
in the range of 25 0 to 300 °C.
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I. INTRODUCTIOF
The potential of GaAs for high-temperature devices,
including transistors, is a well-established fact. Indeed, RCA
was one of the pioneers in this field. Powever, this potential
has never been fully realized. For GaAs bipolar transistors,
this is in part due to the relatively short minority-carrier
lifetimes, which necessitate a narrow base region, thereby intro-
ducing severe fabrication difficulties. In the past, the use of
high temperature(400 0-1000 0 C) processing steps, such as diffusion,
has made it difficult to define narrow regions while maintaining
good p-n junction characteristics. As a result, large reverse
leakage currents have been observed, particularly at high oper-
ating temperatures (,>„ 300 0 C). In addition, the high temperature
processing often creates problems of reduced lifetime and ther-
mal conversion.
Our approach to the fabrication of high-temperature GaAs or
GaAs l
-x Px transistors involves the preparation of n--p-n + or
p--n-p +
 three-layered structures by a vapor-phase growth tech-
nique [la. The low growth temperature of x750 0 C used here reduce
reduces contamination, and contributes to the reasonably high
minority- carrier lifetimes (> 10- 8 sec) obtained for vapor-grown
p-n junctiono. The fact that impurity concentrations, layer
, thicknesses, and alloy composition can be precisely controlled
for epitaxial layers as thin as l uis an important vapor-growth
feature. The application of this technique to the fabrication
of GaAs or GaAsl-xPx transistors therefore appears to be reason-
able. It is the purpose of the present research to evaluate the
effectiveness of -this vapor -growth approach, with an end goal of
reproducibly pre0 aring transistors capable of operation in a
300°C ambient.
The high electron mobility of GaAs and the large energy gap
of GaA,,sl_xPx eac!.-_ - 'offer advantages for the successful development
of a high-temperature transistor. Hence, in an attempt to clear-
ly delineate the advan t ages and disadvantages of each, the
initial efforts under this contract have included both n-p-n GaAs
and p-n-p GaAsl -xPx transistors. Our research ha3 also included
an extensive investigation of the basic high -temperature charac-
teristics of vapor-grown p -n junctions, including measurements
of the I-V and C-V characteristics and of the minority _ carri.er
lifetimes at temperatures as high as 500°C. The results of our
evaluation of such junctions and transistors for high -temperature
applications are the subject of this report.
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II. TECHNICAL DISCUSSION
A. N-P -N GaAs Transistors
1. Fabrication Techniques. -- The strength and potential
of our approach to fabricating high-tempP:;ature GaAs transistors 	 +
relies on the promise of high-quality p-n ,junctions, vapor-grown`
in the three-layered n-p-n structures shown in Figure 1.
GaAso.5 90.5
EMITTER --+
-BASE
w-COLLECTOR -+-
p+= 3x1019Cm 3 , t ' 5µ
n = 1 x 1017Crri 3 , t 9d lµ
P = I x 1016crn 3 ,t—%5µ
t COMPOSITIONAL
p GRADED LAYER
P+ GaAs SUBSTRATE
n'= 2xI018CrO tsw5µ
p = 5x1016cm3,tA$lµ
n= 5 x 1015 cm 3 , t PJ 5µ
A+ GaAs SUBSTRATE
4
p-n-p GaAsQ5 PQ5 TRANSISTOR	 n-p-n GaAs TRANSISTOR
(a)	 ( b)
Figure 1 - Schematic representation of v,por-grown
transistor structures.
Here, the large emitter/base doping concentration ratio provides
a high minority (electron) injection into the base, while the
large base/collector doping ratio causes the base-collector_
depletion layer to extend primarily into the collector. (See the
Appendix for a discussion of the doping technique.) An extension
of the depletion layer into the base, instead, is undesirable
since the base transport factor, and hence the transistor current
gain, then becomes strongly dependent on the applied voltage.
The successful development of the vapor-grown transistor
shown in Figure 1 requires a satisfactory technique for exposing
and contacting the very thin base layer sandwiched between the
emitter and collector layer. At the beginning of this contract,
no suitable technique had yet been developed for this purpose.
Accordingly, during this contract we have investigated .a variety.
of techniques for exposing selected regions of the bas te, includ-
ing:
1. Chemical etching of holes through the emitter
2. Sputter etching of holes through the emitter
^rrwra rr^s.
3. Vapor-growth of the collector and base layers, followed
by 5102 masking and regrowth of emitter mesas
4. Diffusion of a p-type channel into or through the base
from the uppermost emitter surface
5. Regrowth of a p- t.ype channel after etching holes into or
through the base.
Two chemical etchants investigated for the purpose of expos-
ing the base are (H2SO4, H2O2, H20) and (NaOH, 112O2).
	
Both of
these polish etches provide relatively smooth, flat surfaces.
However, their etching rates are difficult to control with suffi-
cient accuracy to etch through the emitter layer without pene-
trating the thin (mil u) base layer. No transistors have been
fabricated by chemical etchants primarily for this reason.
The sputter-etch technique, to the contrary, has frequently
been used for our transistor fabrication, and has been a key
factor in preparing GaAs transistors with current gains as high
as 10. During our investigation we have sputter-etched GaAs at
rates of 1000 X/min to depths o.L3to5 u, with control of the final
depth to within 0.1 u.
	
The use of a simple molybdenum mask has
provided a resolution of about 1 mil, and has been used to
spuL ter-etch transistor arrays like those shown in Figure 2.
BASE PEGIONS EXPOSED BY
SPUTTER -ETCHING
mi,
t
UNETCHED EMITTER	 MITTER CONTACT
REGIONS	 METALI ZATION
Figure 2 - GaAs sputter-etched transistor array.
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The fabrication procedure used in the preparation of sputter-
etched transistors is shown in Figure 3 and is outlined briefly
below.
n - 210016Crri N.
-----	
-P•2x10''cm'3I 2µ
c
-rrr / 	 n s I t iO 16 cm1 3,5-!Oµ
Ga As SUBSTRATE
f.	 .........
(0) VAPOR—GROWN STRUCTURE
^0C
 Au— Sn
(C) SPUTTER -FTCHINGOF -ROOVES
IN EMITTER, EVAPORA'„JN OF
COLLECTOR CONTACT
--(Au -Ge)+Ap
ec
SUBSTRATEr,
( ti) THINNING OF WAFER , EVPPORATION
OF EMITTER CONTACTS
Aq- Mn
e e^
C -^
(d) '
	
'"SUBSTRATE
 EVAPORAT;ON OF BASE CONTACTS
Figure 3 - Fabrication steps for n-p-n GaAs sputter-
etched transistors.
The first step in the fabrication is to evaporate consecu-
tive layers of A,.-Ge and Ag through a metal mask onto the emitter
(Figure 3b), an.i to sinter the contacts for about 2 min at 550°C
in H2.	 After lapping the substrate side of the wafer to a total
thickness of 5 mils, grooves are sputter-etched in the emitter
(figure 3c) using a simple moly''denum mask to define the pattern.
A film of Au-Sn is then evaporated onto the lapped substrate to
serve as a collector contact (Figure 3c), and stripes of Ag- Mn[21
are evaporated onto the exposed regions of the base (Figure 3d).
The base and collector contacts are simultaneously sintered at
550°C in H2.	 The wafer is ,`inalJy diced into individual transis-
tors, approximately 0.5 mm 2
 in area, which are then mounted on
TO-5 headers and contacted with Au leads by conventional ultra-
sonic w1re-bonding.	 A schematic drawing and photomicrograph of
a sputter-etched GaAs transistor after complete fabrication are
shown in Figure 3 and Figure 4, respectively.
	 Evaluation of such
transistors Is described in detail in Section II.2 on page 9.
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Figure 4 - Sputter-etchf2d GaAs n-p-n transistor after
complete fabrication.
The technique of masking a base layer with S10 2 and deposit-
ing the emitter layer through } p oles etched in selected regions
of the SiO” was suggested in our technical proposal, Descriptive
Specification PP68-080.
	 To evaluate this technique, several
vapor-grown GaAs p-n functions have been prepared in this fashion
and evaluated electrically. The reverse currents of these junc-
tions, however, were about 1 A/cm 2
 at 300°C which is about a
factor of 20 larger than current densitiEs for uninterrupted
vapor-grown junctions.
	 Furthermore, a three-layered n-p-n tran-
sistor Structure was similarly prepared (Figure S) and contacted,
but no transistor action was observed due to the inferior junc-
tions.	 In light of these difficulties, preliminar, research
efforts with vapor-phase regrowth have been discontinued in favor
of sputter-etching. However, the simple geometry provided by
regrowth is a strong advantage of this technique, and it may well
justify further research efforts in the future.
	
In this regard,
in situ chemical etching --nmediately prior to growth and anneal-
ing of regrown junctions ofi(-;rs untried possibilities.
The diffusion of a small p-type channel through the emitter
and into the base was proposed in our Descriptive Specification
PP68-080 as a method for contacting the intermediate base layer
of an n--p-n GaAs transistor.	 The virtue of this method is that
it is possible to penetrate through the base layer without del-
eterious effects, and therefore it can be used with small-2r
7
Itransistor bese widths (< 1 ,i) than those presently employed for
sputter-etching (—^ 1 u). Experiments carried out during this
contract investigation have shown that an 80-minute Zn-diffusion
at 700°C is a(:equate for penetrating a base layer located 3 to 4 p
j)elow the epitaxial surface.
t.
J
Figure 5 - Vapor-growth of "JaAs transistor structure
through Si02 mask.
A 5000 X-thick layer of phosphorus-doped Si02 is deposited on the
emitter surface at 500°C and is used as a diffusion mask for this
process. GaAs transistors with current gains up to 5 have been
thus prepared, and are described further in Section I1.2. 	 Their
fabrication is straight forward since both the emitter and the
Zn-diffused channel to the base are located on the uppermost epi-
taxial surface.	 Thus far, no thermal conversion has occurred in
the n-type collector layers doped as low as 5 x 10 15 cm -3 during
the low-temperature Zn-diffusion. By comparison, during the fab-
rication of diffused n-p-n GaAs transistors[3], the diffusion of
donor;; (S, Se, Te, etc.) to form an emitter in a moderatel y
 doped
base layer requires temperatures on the order of 1000°C, and it is
known to convert n-type GaAs with a< 10 16 cm -3
 to p-type.
Lastly, care have also fabricated a few GaAs transistors by
first etching an array of hol^s through selected regions of the
emitter and the base layers, and by then depositing p-typ- GaAs
into the holes by vapor-phase growth. A transistor prepared in
this fashion is ,shown in Figure 6. The geometry with the regrown
8
EMITTER
CONTACT
BASE CONTACTS
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p-type channel is identical to that previously
7.n-diffused channel. In both cases, the ohmic
vided by the evaporation of Ag-Mn to the base
followed by Ag to the emitter.
described for the	 Im
contacts are pro-
channel, and Au-Ge
SECTIONAL. VIEW
Figure 6 - Gabs n-p-n transistor prepared with a vapor-
regrown p-type channel to the base.
2.	 Transistor Characteristics. -- Most transistors thus far
investigated have utilized sputter-etching for exposing selected
regions of the base for contacting.
	
For initial n-•p-n wafers,
with 2 u base widths, current gains on the order of 2 to 3 were
obtained, as described in Quarterly Report No. 2. However, more
recent wafers, with 1.5-11 base widths, have yiel(' 	 transistors
with room-temperature current gains of 10, as showii in Figure 7.
Unfortunately, the specific transistors with gains of 10 were
not adequately bonded to allow high-temperature evaluation, al-
though sputter-etched transistors from the same vapor-grown
wafer, but with lower current gains of 2 to 3, were found to
have the same gain at 25°C and 300°C. 	 In addition to a narrower
base, the recent sputter-etched transistors had somewhat lower
base doping concentrations, about 2 x 10 17 cm -3 rather than i x
10 17 cm- 3 . Lower base doping should result in higher emitter
injection efficiencies and longer electron recombination times,
both of which lead to higher transistor current gains. 	 Efforts
to further reduce the base doping and base width of n-p-n GaAs
transistor structures are in progress.
9
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Figure 7 - I-V characteristics of vapor-grown n-p-n tran-
sistor prepared by sputter-etching.
One problem evident in the I-V characteristics of Figure 7
is the relatively large saturation resistance associated with
the sputter-etched transistors. 	 The saturation resistance of
- 200 Q in Figure 7 is due to a relatively large series resis-
tance in either the emitter or collector layers or in the con-
tacts to them.	 Further consideration of this problem is required
to determine and eliminate the source of this problem.
The possibility of surface damage being induced by the
sputter-etch process is under present consideration. 	 In this
regard, a vapor-grown n + -p wafer was partly masked with molyb-
denum and exposed to sputtering until the p-n junction of the
unmasked areas was penetrated by the etching. 	 In this way, mesas
were formed by the sputter-etching, as shown in Figure 8, 	 The
room-temperature I-V characteristics of such diodes were compared
with those of unetched diodes fabricated from the same vapor-
grown wafer.	 Their I-V characteristics are nearly identical,
with no evidence of surface leakage in either case. Although
these diodes must also be similarly compared at High temperatures,
where _leakage currents are significantly larger, the room-
temperature results in Figure 8 suggest that the extent of
sputter-etch damage to our vapor-grown junctions is relatively
sma 11 I.
10
2 V/div
--0
2V/div
0.
j0 1 mA /div
	
10.1 mA /din
t
P
(a)
As-GROWN DIODE
P-G oAs
P-GOAs
(b)
SPUTTER-ETCHED 0100E
SPUTTER ETCHED GROOVES
^n- GOAL
P - GOAs
Figure 8 - Effect of sputter.-etch damage on vapor-grown
junctions.
As describ9d in the previous section, an alternate technique
(to sputter-etching) for the fabrication of n-p-n GaAs transis-
tors is the formation of a p-type channel from the emitter to the
base, which then allows contacting of the base to be made on the
uppermost (exposed) portion of the wafer. 	 During our research,
channels formed both by Zn-diffusion and by vapor-phase regrowth
have yielded successful GaAs transistors with common-emitter
current gains as high as 5.
The basic structure for a channel-type n-p-n transistor is
shown in Figure 9. The roon-temperature I-V characteristics for
such a GaAs transistor with a 1.5 p base width is compared with
those for a sputter-etched transistor in Figure 10.
	 The negative
incremental resistance which is evident in the uppermost curves
of Figure 10a may result from slight shifts in the I-V character-
istics due to heating at the highest current levels (200 mA).
Nate in Figure 10 the low saturation resistance ( —^ 8 Q) generally
observed for transistors prepared with p-type channels to the
base, in contrast to the High saturation resistance 0200 S2) for
sputter - etched transistors. The reason for the difference in the
saturation resistances is not certain, but probably involves the
efFective resistance of the emitter and the detailed manner in
which the currents travel across the active junction in the two
different structures.
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VCE • 1 V/div 'SCE' 2VMIv
EMITTER CONTACT 	 RASE CONTACT
L.VLLGI.IVK koVFV IF1V 1
Figure 9 - Transistor currents in regrown or Zn-diffused
GaAs transistor structures.
I C - 20 mA/dIv	
I I
t,• 2mA /div
Ie- 5mA/stop	 Ia•0.2mAistep
a sd b
(o)	 (e)
VA PO R - REGROWN LAYER	 SPUTTER-ETCHED MESA
TO BASE	 STRUCTURE
GaAs n — p— n TRANSISTORS
(MATERIAL 9 —924 )
Figure 10 - I-V characteristics of vapor-grown n-p-n tran-
sistors:	 sputter.-etched vs. vapor-regrown
channe' to base.
12
ek- yr
In this regard, the active junction for transistors with the
p-type channel is known to be located primarily at the periphery
Of the channel, as shown in Figure 9.
	 When the base-emitter
junction of the vapor-regrown transistor is forward-biased,
infrared baudgap radiation is emitted only in the channel region,
suggesting that the transistor action occurs via the current
paths shown in Figure 9.
	 The reason for the current passing	 pri-
marily through the contact region is due to the relativel y large
resistance of the base layer.	 The thin, 1 p, base layer doped
to only about 10 17 cm- 3 , causes a significant voltage drop to
occur between the base and emitter contacts, so that the effec-
tive voltage across the junction is greatest -:ear the base con-
tact, thereby causing a significantly larger forward current
injection in this area. We should mention that even tor the
current paths indicated,the current gain is primaril y deter-
mined by the width of the original vapor-grown p-n _junction.
Extensive high-temperature evaluation was carried out for
the transistors with a Zn-diffused channel to the base.	 The
I-V characteristics of such a transistor at 25°C and at 300 0 are
shown in Figure 11.	 In both cases, a current gain of about 2
,&
	
(o)	 (b)
	
25°C	 300°C
VCE • 0 5 V / div
I C = 10 MA / div
le a 5 mA /div
Figure 11 - I-V characteristics of n-p-n GaAs transistors
prepared by 7.n-,iffused channel.
was measured for an n-p-n structure with a 1.5-0 base width.
Particularly encouraging is the absence of significant leakage
currents in the I-V characteristics of Figure 11, even at high
temperatures where leakage is most severe.	 This observation is
13
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consistent with the relatively low reverse currents measured in
our vapor-grown Junctions at 300°C (described in Section II.C.
on page 15). In fact, one such GaAs transistor was held at
300°C for over 100 hours with no apparent change in its tran-
sistor I-V characteristics.
The results described above indicate that vapor-grown three-
layered structures can be used to fabricate GaAs n-p-n transis-
tors with current gains at least as high as 10. Moreover, the
transistors so prepared do not show any serious degradation in
their characteristics to temperatures as high as 300°C. It is
thus expected that further optimization of material and fabri-
cation parameters will result in GaAs transistors with higher
room-temperature current gains, and that these gains, in general,
will remain constant to temperatures at least as high as 300°C.
B. P-N-P GaAsl_xP x Transistors
1. Fabrication Techniques. -- An electrolytic etching tech-
nique was described in RCA Descriptive Specification PP68-080 and
in Quarterly Technical Reports No. 1 and 2. This technique,
which utilizes a sprayed aqueous solution of NaOH, selectively,
removes large-area p-type layers of GaAs and GaAsl- xPx in such a
way as to leave the underlying n-layer surface mirror-smooth.
During the course of this contract, the electrolytic etching
technique has undergone evaluation and development for the pur-
pose of etching through selected portions of the p-type emitter,
and thereby exposing regions of the base for subsequent contact-
ing. In this way several p-n-p GaAs.55P . 45 transistors have been
prepared for the first time entirely by the vapor-phase growth.
However, these transistors were found to have very low current
gains, slightly less than unity, despite the fact that the fab-
rication procedures appeared to have been successful. The
fabrication procedure used for these transistors is described
briefly below.
An array of Ag-Mn dots was first evaporated onto the emitter
and sintered in H 2 at 550°C. These dots served not only as ohmic
contacts to the emitter, but also as masks to protect portions of
the emitter from subsequent electrolytic etching. The emitter
surface of the wafer was then Immersed`in NaOH and sprayed during
the electrolytic etching to form-an array of emitter mesas_
separated by exposed regions of the base. The base was then con-
tacted by evaporation of Ag-Te dots between the mesas,and the
collector by evaporation of a Au-Zn film onto the substrate of
the wafer.
After the contacts were sintered, the wafer was diced into
individual transistors which were mounted on "10-5 headers and 	 -
bonded ultrasonically.
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2. Transistor Characteristics. -- Although several
GaAs
,55 P .45 P- n - p structures with base widths ranging from 1 to
5 p were vapor grown and fabricated in the manner previously de-
scribed, transistor behavior was observed for only two such
wafers, those with 1- and 3-p base widths. The current gains for
these transistors were very low, about 0.5 and 0.2, respectively.
Since, for both transistors, the base-emitter and base-collector
junctions displayed reasonably good I-V characteristics, the low
gains are attributed primarily to short hole diffusion lengths
for these transistors. Hole diffusion lengths in p+ - n GaAs,55P.45
junctions were independently me:^sured to be on the ordt-r of 2 p,
consistent with the low transistor gains observed here. Lifetime
measurements and their relationship to GaAsl-xPx transistors are
discussed in depth in Section II.C.below.
C. Electrical Behavior of Vapor-Grown P-N Junctions
In order to provide an accurate frame of reference for evalu-
ating transistor performance, and to guide us in tha optimization
of material parameters for successful transistor operation, we
have carried out an extensive evaluation of vapor- §rown GaAs and
GaAsl-xPx P-n junctions at temperatures between 25 C and 300°C.
This evaluation includes measurements of I-V and C-V character-
istics, and minor-.':ty-carrier lifetimes and diffusion lengths for
a series of diodes with •a variety of GaAsl- xPx alloy compositions
between x=0 and x=0.8.
To evaluate the base-emitterunction of the -n- GaAs _ Pj	 P	 P	 l x x
structure, p + -n diodes were fabricated with x=0.15, 0.30, 0.45,
O.60, and 0.80. Similarly, for the n-p-n structure, n + -p diodes
were prepared with x=O and x=0.15. Measurements carried out on
these diodes are summarized below.
1. Lifetime and Diffusion Length. -- Measurements of the
minority-carrier lifetime and diffusion length are essential for
determining the maximum base width to be used for a practical
r
transistor. -Obviously, for high gain, the diffusion length must
be much greater than the transistor base width.
In order to measure the very short (nsec) lifetimes in
diodes of GaAs and GaAsl-xPx alloys, we have employed a microwave
pulse variation of the classical charge-storage measurement used
to measure lifetimes in the microsecond range[4]. With our pres-
ent circuit, shown schematically in Figure 12, lifetimes as
short as approximately 0.5 nsec (5 x 10 -10 sec) can be resolved.
In this measurement, the diode is mounted in a special coaxial
holder and is initially do forward-biased. A sharp (0.2-nsec
rise time) reversing pulse is then applied, which is reflected
by the diode and monitored by a sampling oscilloscope. The
T'r
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Figure. 12 - Apparatus for
p-n junctions..
lifetime measurements in GaAsl-xPx
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response of the junction to the reversing pulse occurs in a
finite time, defined as the "storage time," during which most
of the previously injected charge is removed by the reversing
field. The storage time, which is related to the minority-
carrier lifetime, is observed directly on the oscilloscope as
time required for the junction to begin changing its impedance
from the initial short-circuited (forward-biased) condition to
the final open-circuited (reverse-biased) condition. Measure-
ments of the minority-carrier lifetimes for the 'p-n junctions
described above are illustrated in Figure 13 as a function of the
GaAsl-xP x alloy composition, x.
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Hole lifetimes for p + -n junctions are on the order of 10 to
20 nsec for GaAs l - x P x with x < 0.4!, but increase to values of
about 40 nsec for larger values of x. This trend, corraborated
during the last quarter of our research by measurements at x 	 0.6
and x = 0.8, shows that the minority-carrier lifetime for
indirect-bandgap GaAsy -xPx is Zonger than for direct-bandgap
GaAsl-xP x • This result suggests that the lifetimes in our
GaAs l-xPx are limited by radiative recombination processes, which
are known`to be less efficient, i.e.,have longer lifetimes, in
indirect--bandgap semiconductors. Measured lifetimes as large as
4 x 10-8 sec for GaAs .2 0P .80 are somewhat higher than those
usually observed or estimated for Ga ps and GaP, and reflect the
_. relatively high quality of the completely fabricated vapor-grown
p-
+
n junctions used here. Measurements of electron lifetimes in
n-p junctions are also entered in Figure 13, and they are found
to be slightly less than the hole lifetimes at the same alloy com-
position.
The diffusion length,
GaAs l-xPx
 is obtained from
relationship
L =
L, of injected„minority carriers in
the lifetime me'a-surements from the
(1)
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where D, the diffusion coefficient for the appropriate carrier,
is obtained from the Einstein equation
D = kT	 (U)	 ,	 (2)q
and from estimates of the electron or hole mobility.
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Figure 13 - Minority-carrier lifetimes vs.G'aAs l-x Px p-n
junctions.
Calculations of the electron and hole diffusion lengths in
GaAsl-xP x , based on Equation (2), are presented in Figure 14 as a
function of alloy composition. Diffusion lengths for electrons
are about 6 to 8 u, and 3 to 4 times larger than for holes because
of the large electron mobility for GaAs and for As-rich alloys of
GaAsl-xPx[5]• The increase in the hole diffusion length with
increasing alloy composition is much less pronounced than is the
corresponding increase for the hole lifetime (Figure 13), because
of a reduction in the hole mobility with increasing composition.
The temperature dependence of minority-carrier lifetimes in
GaAs l-xPx Junctions is shown in Figure 15. For the direct-
bandgap samples with x = 0, x = 0.15, and x = 0.30, the tempera-
ture dependence is relatively weak. However, for the indirect-
bandgap samples with x `= 0.6 and x = 0.8, the temperature depen-
dence becomes significantly stronger, with a drop in lifetimes
by a factor of 2 observed for a temperature increase from 25°C to
300°C. The reason forthe strong temperature dependence in the
indirect-bandgap alloys is not-yet understood and is under" ,further
investigation.
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Figure 14 - Minority-carrier diffusion lengths vs.
GaAs,-xPx alloy composition, x.
In order to determine the transistor current gains which
might be expected for GaAs and GaAsl-xPx transistors with life-
times and diffusion lengths on the order of those presented on
the previous pages, calculations of the emitter injection effi-
ciency and the base transport factor have been made for appro-
priately doped n-p-n and p-n-p transistors. For any given value
of the emitter injection efficiency, the current gain of a tran-
sistor is then simply a function of the base transport factor,
which, in turn, is related to the ratio of the minority-carrier
diffusion length to the base width. Based on such calculation,
and on an assumption of unity collection efficiency at the base
collector 34;nction, the curves of Figure 16 show the theoretical_,
current gains of GaAs and GaAsl-xPx transistors as a function of
the diffusion length/base width ratio.
First, for a given ratio of diffusion length to base width,
expected current gains are-highest for n-p-n GaAs transistors
because of the high emitter injection etficienc!.es possible with
ti
I
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the relatively high value of the electron mobility. For an n-p-n
GaAs transistor with a 1-p base width, and a diffusion length of
about'6 p, current gains on the order of 50 are possible. on the
other hand, for p-n-p transistors of GaAs.5P.5 with a 1-V base
width and a 2-p hole diffusion length, gains no larger than 2
can be expected, consistent with the low gains actually obtained
with such transistors. Figure 16 shows that highest gains in
p-n-p transistors can theoretically be obtained with GaP or GaP-
rich alloys of GaAsl_xP x* However, even with diffusion length/
base width ratios as large as 4 (which might be possible for
GaP based on an extrapolation of the bole diffusion lengths in
Figure 14) current gains would nct be expected to exceed 10.
Furthermore, the strong temperature dependence found for the
indirect-bandgap alloys of GaAs l-xPx would decrease the gain at
higher temperatures more so than for the direct- an gap alloys of
GaAsl- XP X • For these reasons, most of our recent transistor
research has been directed toward the As-rich alloys of GaAsl-xPx•
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Figure 16 - Common-emitter current gain as a function of the
ratio of diffusion length to base width for_
GaAs l-xP x n-p-n and p-n-p transistors.
z 2.	 I-V and C-V Characteristics. 	 -- In order to thoroughly
characterize GaAs and GaAsl-xPx vapor-grown junctions at high
temperature,	 two p-n Functions were prepared
.,	 one each with appro-
priate impurity concentrations for the base-emitter junction of a
transistor,	 n + -p	 for GaAs,	 and p + -n for GaAs.55P.45•	 SeveralI 1—mm2 diodes were cleaved from each junction layer and mounted on
transistor headers by conventional bonding techniques_. 	 Measure-
ments of I-V and C-V characteristics were then made on these
diodes over the temperature range 2'0°	 to 300°C,
	
the results of
;. which are described below.
" For moderate	 current densities	 (J	 >	 10-"6__.4_/cm2) ,- the	 forward-	 E
bias I-V characteristics of both GaAs and GaAs.55P'.45 junctions
in this temperature range_ were closely represented by an expres-
sion of the form
I = I o
 exp(gV/$kT)
Yj
with temperature-independent values of 	 between 1.4 and 1.5. At
v.	 very low currents (10- < J < 10- 6 A/cm 2 ) the values of S were
temperature-dependent and were somewhat larger (Rss 2), perhaps
due to low-level injection and recombination processes such as
tunneling, saturating nonradiative centers, or surface effects.
However, the fact that s is temperature-independent at current
levels used in practical transistor operation implies that the
junction injection and recombination processes in the transistor
will not change significantly at high temperatures. Reverse-
bias currents are discussed separately in Section II.3on page 23.
Measurements of-capacitance (C) versus voltage (V) showed
two important features. First, capacitance was described by the
relation
C	 Co (V t Vo) -1/M	 ,	 (3)
Where Vo is the diffusion potential, with constant values of
m m2.25 throughout the temperature range 20 to 300°C. Thus, the
junctions are intermediate between abrupt (m = 2) and graded
(m w 3). Second, plots of A 2 /C 2 versus V, where A is the junc-
tion area. for GaAs, and GaAs-55P.45 diodes (Figure 17) exhibit
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the same slope at 20°C and 300°C. This indicates a temperature-
independent carrier concentration, since the slopes of the curves
are proportional to the carrier concentrations on the more
lightly doped side of the p-n junction. The translation of the
curves along the horizontal (voltage) axis is due to the decrease
in the diffusion potential, V o , at high temperatures. The reduc-
tion in V o at 300 C by 0.75 V for GaAs.55P.45 and 0.5 V for GaAs
is due primarily to the reduction in the energy gap and the
accompanying increase in the intrinsic carrier concentration.
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Y . Figure 18 - Reverse currents in'GaAs l-xPx p-n junctions at
300°C vs. alloy composition.
3. Reverse Currents. -- ' Reverse bias currents in the base-
collector junction o f -a transistor vary strongly with temperature
because of their direct dependence on the intrinsic carrier con-
centration s n i , and because of the exponential dependence of ni
22
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on temperature[6].	 During normal	 transistor operation,	 such cur-
rents	 exist	 everi in	 the	 absence of	 injected minority carriers
from the emitter. 	 At high
	
temperatures,	 the increase in reverse
currents	 can be significant,	 and	 in fact,	 such	 currents were	 the
primary source of difficulty in earlier diffused GaAs	 transistors.
For	 this	 reason,	 the magnitude of	 the reverse currents 	 in our
vapor-grown junctions is	 of primary interest.
Reverse currents at 300 0 C for the	 series	 of vapor-grown
GaAs l _ x Px p"*-n and n + -p junctions described above are shown in
Figure	 18.	 Here,	 a large decrease	 in the reverse'current	 is
shown to occur with increasing phosphorus content in the
GaAsl_xP x alloy series.	 This decrease in reverse current in
GaAsl_ xP x reflects	 the dependence of the intrinsic carrier con-
centration on the semiconductor energy gap. 	 The reverse cur-
rents in Figure 18 are reasonably low in all cases and should
be satisfactory for our transistor requirements. 	 However,	 should
leakage currents become a problem in GaAs, or should temperatures
in excess of 300°C be required, n-p-n transistors of GaAsl_xP x
with small values of x could be used to obtain lower reverse cur-
rents while still preserving the high electron mobility and long
electron diffusion length of GaAs.
III.	 CONCLUSIONS AND RECOMMENDATIONS
GaAs n-p-n transistors with bases widths of 1 to 2 11 have
been prepared by sputter-etching grooves in selected areas of the
emitter,	 and by the formation of a p- type channel from the emitter
to the base.	 Transistors with room-temperature current gains of
10 and 5 have been achieved by these respective fabrication tech-
niques.	 Furthermore,	 several GaAs	 transistors	 of each type have
been investigated to temperatures as high as 300°C without sig-
nificant changes in their gain.	 Particularly significant is the
fact that leakage currents in GaAs
	 transistors have not been exces-
sive,	 even at 300°C. Moreover,
	
one such transistor showed no degra-
dation after 100 hours heat
	 treatment at-300°C.	 To our knowledge,
the GaAs transistors prepared under this research contract are the
first	 transistors ever prepared entirely by vapor-phase growth.
P-n-p transistors have also been prepared in GaAs.55P.45;
however, gains here have been less than unity,	 consistent with
the small hole diffusion lengthsmeasured in GaAsl-xPx•
The high-temperature capabilities of vapor-grown GaAs and
GaAs l _ xPx p-n junctions have been extensively evaluated.	 I-V and
C-V measurements indicate that their impurity concentrations and
injection mechanisms are basically temperature-independent
between 25 0 and 300°C.	 Reverse currents at nominal voltages	 (5
to 10 V)	 are on the order of 1 to 3 x 10-2 A/cm 2 for GaAs junc-
tions at 300°C,	 and	 decrease significantly in 
'
GaAs 1 _xPx
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junctions to values as low as 5 to 10- 4 A/cm 2 for x,—,, 0.6. Life-
time measurements for junctions of GaAs and GaAsl_ x P x with x< 0.15
show that the minority electron lifetime at 300°C decreases only
slightly from its room-temperature value.
Our research to date has demonstrated that GaAs transistor•°
can be prepared by vapor-phase growth, and that such transistors
can indeed be operated at ambient temperatures of 300°C. Future
efforts should concentrate on optimizing the vapor-growth,
regrowth, sputter etching, and other fabrication parameters to
provide further improvements in the transistor current gain.
Gains approaching 50 appear to be possible using n-p-n GaAs or
GaAsl-xPx (x < 0.15) transistors. In addition, the high-
temperature performance of such transistors is expected to ap-
proximate closely their room-temperature characteristics.
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V. NEW TECHNOLOGY APPENDIX
A Sputter-Etch Technique For Fabricating Transistors
Research under this contract has resulted in one item of new
technology: A Sputter-Etch-C
-Technique for Fabricating Transistors.
This invention, described on pages 4-7 of this report, is summar-
ized below.
The first vapor-grown GaAs transistors with positive gain
have been prepared. Common-emitter current gains, ^, of up to 10
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have thus	 far been achieved with	 a base width of	 1.5 u.	 Values
of	 0	 remain constant from room temperature u 	 to	 300°C.P	 P
^'- The
	
use of sputter etching	 to contact	 the base of	 these
n-p-n structures was a key	 factor	 in achieving	 this	 result.
Sputter-etching	 is commonly used[7]
	 to etch very	 thin layers
(1000 A)	 at	 rates of	 100 A idin' 1 .	 But	 in this work we have
sputter-etched	 at rates	 of	 1000	 , min- 1	to depths	 of	 3	 to 5	 p,
.r with control of	 the final depth	 to 0.1 p,	 and without	 evident
' damage to the p-n junctions.	 The use of a simple molybdenum
mask has provided a resolution of about 1 mil, which 	 is more
than adequate for this	 purpose.
APPENDIX
DOPING OF VAPOR-GROWN GaAs
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Figure A-1 - Electron concentration in GaAs vs.H2Se concen-	 >M
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A. Introduction. -- The basic vapor-phase growth system
used for the preparation of the present GaAs and GaAsl_XPX
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transistor structures has been described in the literature[1].
In this appendix, we include for completeness, the manner in
which donor and acceptor concentrations are controlled during
vapor-phase growth.
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Figure A-2 - Hole concentration in GaAs vs..temperature of
Zn source.
B. Donor Concentrations. -- ^N-type doping in GaAs and
GaAs,--xPX epitaxial Layers is provided,by cracking H2Se. The
total concentration of H2Se in the vapor stream is simply con-
trolled by diluting the source of H2Se with varied amounts of
H2, which can be accurately determined by precision flow meters
and valves. The concentration of H2Se can be readily regulated`
between 0.02 and 3 parts per million. These concent._r-ations of
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H 2 Se have been found empirically to provide donor concentrations
in GaAs between 5 x 10 16 cm - 3 and 1 x 10 19 cm- 3 , as shown in
Figure A-1. The GaAs donor concentrations here were determined
by Hall measurements.
Very lightl doped samples, having donor concentrations on
the order of 10 1 to 10 16 cm- 3 , are obtained without the use of
an intentional dopant. They probably result from small amounts
of silicon introduced from the quartz tubing.
C. Acceptor Concentrations. -- Acceptor doping is accom-
plished in our vapor -growth system by heating high -purity ele-
mental zinc in a stream of H 2 . The relative concentration of Zn
carried into the epitaxial growth zone by the H 2 is determined
by regulating the temperature (and hence, the vapor pressure) of
the Zn between 250°C and 550°C. Within this temperature range,
GaAs acceptor concentrations between 2 x 10 16 and 5 x 10 19
 cm-3
can be obtained, as shown in Figure A-2. Here, the acceptor
concentrations in GaAs were determined primarily from 4-point
probe measurements of resistivity, and the known relation between
resistivity and acceptor concentrations in p-type GaAs[2]. These
results were corroborated by means of Hall effect measurements.
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